



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/757,750	01/14/2004	Christopher A. Menkus	08211/0200349-US0/P05782	4265
38845	7590	01/24/2005	EXAMINER	
DARBY & DARBY P.C. P.O. BOX 5257 NEW YORK, NY 10150-5257			NGUYEN, LINH V	
			ART UNIT	PAPER NUMBER
			2819	

DATE MAILED: 01/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/757,750	MENKUS, CHRISTOPHER A.	

  

<b>Examiner</b>	<b>Art Unit</b>	
Linh V Nguyen	2819	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 14 January 2004.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-3,5,15,18 and 20 is/are rejected.
- 7) Claim(s) 4,6-14,16,17 and 19 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 14 January 2004 is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All    b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

## **DETAILED ACTION**

1. This office action is in response to application No. 10/757,750 filed On 01/14/04.

Claims 1 – 20 are pending on this application

### ***Specification***

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 1 – 3, 5 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Myers U.S. Patent No. 5,184,127 in view of Wang et al. U.S. Patent No. 6,535,156.

Regarding claim 1, Fig. 1 of Myers discloses a circuit for analog-to-digital conversion (Col. 1 line 59), comprising: a fine channel circuit (Fine Quantizer Q2) that includes folding stages; a coarse channel circuit (Coarse Quantizer Q1); and a coarse channel calibration circuit (11) that is coupled to the coarse channel circuit (Coarse

Quantizer Q1). However, Myers fails to disclose the fine channel circuit (Q2) includes folding stages.

Fig. 1 of Wang et al. discloses an analog-to-digital converter circuit (Col. 4 line 10) comprising: coarse channel (103); and fine channel (101) that includes folding stages (Col. 2 lines 8 – 13).

Myers and Wang et al. are common subject matter for Analog to Digital converter having coarse and fine channels. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the folding fine channel taught by Wang et al. into fine channel of Myers for the purpose to provide finer measurement resolution because each measurement regions is resolved to n different levels (Wang et al., Col. 2 lines 13 – 15).

Regarding claim 2, Fig. 1 of Myers further comprising: a control circuit (Col. 4 lines 4 – 6 disclosing “External Circuitry” is controlling 11) that is configured to provide a select signal (Calibrate Enable); and a voltage reference circuit (13) that is configured to provide a voltage reference signal (output of 13) that corresponds to the select signal (Calibrate Enable), wherein the coarse channel circuit (Q1) is configured to receive the voltage reference signal (Col. 4 lines 19 – 25).

Regarding claim 3, Fig. 1 of Myers et al. further discloses wherein the coarse channel circuit (Q1) is configured to provide an output signal (Col. 4 lines 19 – 25) in response to a voltage reference signal (13), and wherein the coarse channel calibration circuit (11) is configured to: receive a feedback signal (Output of Q1 couple to 11) from

the coarse channel circuit (Q1), and provide an adjustment signal (15) to the coarse channel circuit in response to the feedback signal (Col. 4 line 64 – Col. 5 line 9).

Regarding claim 5, Fig. 1 of Myers further disclose wherein the output signal includes the feedback signal (Fig. 1 disclosing the output signal of coarse channel Q1 is feedback to autocalibration microcomputer 11).

Regarding claim 20, the claim incorporated substantial the same subject matter as of claim 1, and rejected along the same rationale.

5. Claims 15 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Myers U.S. Patent No. 5,184,127 in view Nix et al. U.S. Patent No. 6,677,879.

Regarding claim 15, Fig. 1 of Myers discloses a circuit for calibration (11) in analog-to-digital conversion architecture (Col. 1 line 59) the circuit comprising: a coarse channel calibration circuit (11) that is configured to: receive an output signal from a coarse channel circuit (Output signal of Coarse Quantizer Q1) of analog- to-digital converter circuit (Fig. 1) and adjust a parameter of the coarse channel circuit in response to the output signal (Col. 4 line 64 – Col. 5 line 6). However, Myers fails to disclose the analog-to-digital converter is a folding analog-to-digital converter.

Fig. 1 of Nix et al. discloses a folding analog-to-digital converter circuit (Col. 3 lines 62 - 63).

Myers and Nix et al. are common subject matter for Analog to Digital converter. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the folding analog-to-digital converter taught by

Nix et al. into Myers's converter for the purpose of providing a repetitive output that varies over a particular input voltage range and provide greater design flexibility with regard to resolution, power consumption, operating speed and cost (Nix et al, Col. 1 line 61 – Col. 2 line 5).

Regarding claim 18, Fig. 1 of Myers disclose a method for coarse channel calibration (11) analog-to-digital conversion architecture (Col. 1 line 59); the method comprising: providing a reference voltage (13) to a coarse channel circuit (Coarse Quantizer Q1) of a analog-to-digital converter circuit (Fig. 1); and adjusting a parameter of the coarse channel circuit until an output of the coarse channel circuit is calibrated in relation to the reference voltage (See Fig. 2 from step 111- 125 for disclosing step 121 of adjustment for calibration process of Coarse Quantizer step 125 in relation to reference input at step 111). However, Myers fails to disclose the analog-to-digital converter is a folding analog-to-digital converter.

Fig. 1 of Nix et al. discloses a folding analog-to-digital converter circuit (Col. 3 lines 62 - 63).

Myers and Nix et al. are common subject matter for Analog to Digital converter. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the folding analog-to-digital converter taught by Nix et al. into Myers's converter for the purpose of providing a repetitive output that varies over a particular input voltage range and provide greater design flexibility with regard to resolution, power consumption, operating speed and cost (Nix et al, Col. 1 line 61 – Col. 2 line 5).

***Allowable Subject Matter***

6. Claims 4, 6 – 14, 16, 17, and 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Respect to claim 4, prior arts fail to teach wherein the coarse channel circuit comprises an amplifier array and a comparator array, and wherein at least one of the amplifier array and the comparator array is configured to receive the adjustment signal.

Respect to claim 6, prior arts fail to teach wherein the coarse channel calibration circuit includes: a counter circuit that is coupled to the coarse channel circuit; and a parameter adjustment circuit that is coupled to the counter circuit and the coarse channel circuit.

Respect to claims 7 – 13, the claims either direct or indirect depending on object claim 6 above. Therefore the claims 7 – 13 are object for the same reason of claim 6.

Respect to claim 14, prior art fail to teach a control circuit that is configured to: provide a select signal and provide a timing signal at a pre-determined amount of time after providing the select signal, wherein the coarse channel circuit is configured to provide an output signal, and wherein the coarse channel calibration circuit is configured to latch the output signal in response to the timing signal.

Respect to claim 16, prior arts fail to teach a control circuit that is arranged to: provide a select signal for selecting a voltage reference; and assert a timing signal for

latching the coarse channel calibration circuit at a pre-determined amount of time after a change of the select signal.

Respect to claim 17, prior arts fail to teach wherein the coarse channel calibration circuit includes: a counter circuit that is configured to provide a count signal in response to the timing signal and the output signal; and parameter adjustment circuit that is configured to adjust the parameter in response to the count signal.

Respect to claim 19, prior arts fail to teach adjusting a count in response to the signal from coarse channel circuit; and wherein the parameter is adjusted according to the count.

#### ***Cited References***

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited references are relating to coarse and fine analog-to-digital converter.

#### ***Contact Information***

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Michael Tokar can be reached at (571) 272-1812. The fax phone numbers for the organization where this application or proceeding is assigned are

Application/Control Number: 10/757,750

Page 8

Art Unit: 2819

(703-872-9306) for regular communications and (703-872-9306) for After Final  
communications.

01/13/05

Linh Van Nguyen

Art Unit 2819

A handwritten signature in black ink, appearing to read "Linh Van Nguyen". The signature is fluid and cursive, with the first name above the last name.